

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/846,596	04/30/2001	Cornelis Bernardus Aloysius Wouters	PHNL 000240	4795	
24737	7590 01/14/2004		EXAMINER		
PHILIPS INTELLECTUAL PROPERTY & STANDARDS P.O. BOX 3001			CHOI, WOO H		
BRIARCLIFF MANOR, NY 10510			ART UNIT	PAPER NUMBER	
			2186	1,4	
			DATE MAILED: 01/14/2004	1	

Please find below and/or attached an Office communication concerning this application or proceeding.

•					λ			
-	•	Applic	ation No.	Applicant(s)				
Office Action Summary		09/846	6,596	WOUTERS, COR BERNARDUS AL				
		Exami	ner	Art Unit				
		Woo H		2186				
Period fo	The MAILING DATE of this commun or Reply	ication appears on	the cover sheet	with the correspondence ac	ldress			
THE I - Exte after - If the - If NC - Failu - Any	ORTENED STATUTORY PERIOD F MAILING DATE OF THIS COMMUNI nsions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this comm period for reply specified above is less than thirty (3 period for reply is specified above, the maximum state to reply within the set or extended period for reply eply received by the Office later than three months a department term adjustment. See 37 CFR 1.704(b).	CATION. of 37 CFR 1.136(a). In no nunication. 0) days, a reply within the atutory period will apply ar will, by statute, cause the	statutory minimum of the dwill expire SIX (6) MC application to become	a reply be timely filed nirty (30) days will be considered time DNTHS from the mailing date of this of ABANDONED (35 U.S.C. § 133).				
1)⊠	Responsive to communication(s) file	ed on <u>16 Septembe</u>	er 2003.					
	•	b)⊠ This action is						
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositi	on of Claims		-					
5)□	Claim(s) <u>1-3,5-9 and 11-18</u> is/are per 4a) Of the above claim(s) is/a Claim(s) is/are allowed. Claim(s) <u>1-3,5-9 and 11-18</u> is/are reg Claim(s) is/are objected to. Claim(s) are subject to restrict	re withdrawn from jected.	consideration.		•			
,	on Papers		·		•			
9)[The specification is objected to by the	e Examiner.		·				
10)	The drawing(s) filed on is/are:	a) accepted or	b) objected to	b by the Examiner.				
	Applicant may not request that any object	ction to the drawing(s) be held in abey	ance. See 37 CFR 1.85(a).				
	Replacement drawing sheet(s) including		•	- · ·	• •			
11)	The oath or declaration is objected to	by the Examiner.	Note the attach	ed Office Action or form P1	Γ O -152.			
Priority ι	ınder 35 U.S.C. §§ 119 and 120	•						
a) 13)	Acknowledgment is made of a claim All b) Some * c) None of: 1. Certified copies of the priority 2. Certified copies of the priority 3. Copies of the certified copies application from the Internatio see the attached detailed Office actio acknowledgment is made of a claim force a specific reference was include 7 CFR 1.78.) The translation of the foreign lar acknowledgment is made of a claim force action in the first sentence was included in the first sentence.	documents have be documents have be of the priority document Bureau (PCT for a list of the coor domestic priority do in the first senter aguage provisional or domestic priority or domestic priority	peen received. peen received in a second received in a second received in a second received in a second received received. pertified copies not a second received received received received received.	Application No n received in this National of received. S. § 119(e) (to a provisional cation or in an Application been received. S. §§ 120 and/or 121 since	I application) Data Sheet. a specific			
Attachmen	l(s)							
1) D Notic 2) D Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (P nation Disclosure Statement(s) (PTO-1449) P		4) Interview 5) Notice of 6) Other:	Summary (PTO-413) Paper No(Informal Patent Application (PTC	s) ጋ-152)			

Art Unit: 2186

Page 2

DETAILED ACTION

Claim Objections

1. Claim 15 is objected to because of the following informalities: The claim recites the limitation "said computer system is configured such that it may, in a second iteration with respect to said first block, again execute said determining." Use of the verb may allows one to interpret the claim so that the limitations after the term 'may' are optional. It is suggested that the verb may be substituted with 'can' or other similar limitations to definitely claim the configuration of the computer system to allow for the conditional execution of the determining step. However, for the purposes of this examination, all of the limitations after the limitation "may' will be interpreted as being optional. Therefore, there's no requirement for the configuration of the system to conditionally execute the determining step. Appropriate correction is required.

Claim Rejections - 35 USC § 112

- 2. The following is a quotation of the first paragraph of 35 U.S.C. 112:
 - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 3. Claim 18 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. The claimed limitation "said predetermined number is equal to all of said counters of the blocks

Art Unit: 2186

from said variety" is not supported by the specification. The section of the specification that Applicant points to (page 8, lines 16 and 18) for support contains the following single sentence: "The increasing of the limit value mean that blocks whose counters have reached or exceeded the limit value till that moment, are now again eligible for being erased." The above sentence does not support the claimed feature.

- 4. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 5. Claims 15 and 17 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Claim 15 recites the limitation "first iteration" and "second iteration" in lines 3 and 4, respectively. The claim does not define what an iteration cycle consists of. It is not clear what is being repeated.
- 6. Claim 18 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. The claim recites the limitation "said predetermined number is equal to all of said counters of the blocks from said variety." This limitation can be interpreted as the predetermined number being equal to the total number of counters. Alternatively, it can also be interpreted as the predetermined number being the sum of all the counts. It is not clearly what the limitation is claiming, especially since neither one of the interpretations is supported by the specification.

Page 3

Art Unit: 2186

Claim Rejections - 35 USC § 103

Page 4

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claims 1-3, 5-9, 11-13, and 15-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Assar *et al.* (PCT Publication No. WO 95/10083, hereinafter "Assar").
- 9. With respect to claims 1, 7, 13, and 15, Assar discloses a method of data management on a storage medium (figure 6, Flash Memory Device), the storage medium comprising a variety of blocks in which data can be stored, a first block from said variety being selected to execute a mutation on, characterized by determining whether the wear level of the first block is acceptable for executing the mutation, and if so, executing the mutation on the first block, and otherwise choosing from said variety a second block with a lower wear level than the first block, and copying the data of the second block to the first block (page 16, lines 19 29),

wherein the blocks from said variety have an associated counter for counting the number of mutations in the block concerned (figure 10, 620).

However, Assar does not specifically disclose that the limit value is increased when a predetermined number which is at least the majority of the counters of the blocks from said

Art Unit: 2186

variety exceed the limit value, said determining being based on said limit value and a value of the counter of the first block. On the other hand Assar discloses a functionally equivalent method where the limit value is effectively increased when a predetermined number which is at least the majority of the counters of the blocks from said variety reach a maximum value (page 16, lines 19-31) by resetting the counters (see also figure 7, step 238). The limit values in Applicant's and Assar's inventions are used for wear leveling which is a mechanism used to ensure that all blocks are written to or erased fairly evenly. In both inventions, when an erasure count reaches a certain threshold, the data content of the block is swapped with one that is less frequently erased and the block that reached the threshold is not erased until the next wear leveling cycle. When the majority of block erasure counters reach the threshold (i.e. wear level is fairly even), the threshold is lifted, or increased, relative to the counters, so that the blocks can be erased (or written to) again and the wear leveling cycle begins anew. In Applicant's invention, the threshold value is increased by increasing the limit value while retaining the counter values. Assar's invention increases this threshold by maintaining the limit value while resetting (or decreasing) the counter values.

Page 5

The difference between Assar and the claims is the method of increasing the threshold value relative to the counter values to start a new wear leveling cycle. However, this particular method of increasing the limit value while retaining the counter values, as opposed to retaining the limit value while resetting the counter values, does not have a disclosed purpose nor is it disclosed to overcome any deficiencies in the prior art. Accordingly, it would have been an obvious matter of design choice to use the method of increase the threshold value for new wear

Art Unit: 2186

Page 6

leveling cycle as opposed to resetting the counter values, since applicant has not disclosed that Applicant's method of increasing the threshold value relative to the counter values (or any other method of increasing the threshold value relative the counter values), overcomes a deficiency in the prior art or is for any stated purpose.

Because a flash cell device has a maximum life in terms of erase-write cycles, there's a need to keep track of the total number of erase cycles to be able to determine the remaining life of a device. One would be motivated to use the method of increasing the limit value while keeping the total counts intact to be able to keep accurate track of the total number of erase cycles on a per block basis for optimal use of all of the blocks. On the other hand, the method of keeping the limit value while resetting the counter has the advantage of having smaller counters using less number of bits and requiring simpler comparison operations. However, since the total erase count is reset, the system can easily keep track of the overall wear level by keeping track of the number of wear-level cycle operations, but the total counts for individual blocks are lost.

There are different advantages and disadvantages for each of the methods. A flash memory system designer would be motivated to choose one or the other depending on his/her preference and design criteria.

10. Claims 1-3, 5-9, 11-13, 15, and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Assar in view of Bruce *et al.* (US Patent No. 6,000,006, hereinafter "Bruce").

Art Unit: 2186

With respect to claims 1, 7, 13, and 15, Assar discloses a method of data management on a storage medium (figure 6, Flash Memory Device), the storage medium comprising a variety of blocks in which data can be stored, a first block from said variety of blocks being selected to execute a mutation on, characterized by determining whether the wear level of the first block is acceptable for executing the mutation, and if so, executing the mutation on the first block, and otherwise choosing from said variety a second block with a lower wear level than the first block, and copying the data of the second block to the first block (page 16, lines 19 – 29),

wherein the blocks from said variety have an associated counter for counting the number of mutations in the block concerned (figure 10, 620).

However, while Assar discloses a functionally equivalent method of increasing the limit value where the limit value is effectively increased when a predetermined number which is at least the majority of the counters of the blocks from said variety reach a maximum value (page 16, lines 19 – 31) by resetting the counters (see also figure 7, step 238), Assar does not specifically disclose that the limit value is increased when a predetermined number which is at least the majority of the counters of the blocks from said variety exceed the limit value, said determining being based on said limit value and a value of the counter of the first block. On the other hand, Bruce specifically discloses a method of data management on a storage medium comprising a variety of blocks in which data can be store, where the limit value is increased when a predetermined number which is at least the majority of the counters of the blocks from the variety of blocks exceed the limit value (abstract, last 4 sentences, col. 9, lines 13 – 20).

memories (Bruce, col. 2, lines 55 - 59).

Art Unit: 2186

It would have been obvious to one of ordinary skill in the art, having the teachings of

Assar and Bruce before him at the time the invention was made, to use the threshold adjustment
teachings of the flash memory storage system of Bruce, in the flash memory storage system of
Assar, in order to minimize excess writes to flash memory while re-mapping address to pages of
flash memory and be able to use a unified table for re-mapping, wear-leveling, and caching flash

It also would have been obvious to one of ordinary skill in the art, having the teachings of Assar and Bruce before him at the time the invention was made, to use the threshold adjustment teachings of the flash memory storage system of Bruce, in the flash memory storage system of Assar, in order to be able to determine the total number of erase/write cycles to a given block of flash memory (Bruce, col. 2, lines 31 - 33).

- 11. With respect to claims 2 and 8, the method is characterized in that when the value of the counter of the first block is smaller than the limit value, the value of the counter is increased and the mutation is executed, and otherwise a block of which the counter has a lower value than the counter of the first block is chosen as the second block (Assar, page 16, lines 20 25).
- 12. With respect to claims 3 and 9, the method is characterized in that the lower value is the lowest value of the values of the counters of the blocks from said variety (Assar, page 16, lines 22-25).

Page 8

Art Unit: 2186

13. With respect to claims 5 and 12, the method is characterized in that the second block is erased after the data of the second block have been copied to the first block (this is inherent in flash memory store as the flash memory cells need to erased before new information can be written).

- 14. With respect to claim 6, the method is characterized in that the mutation comprises erasing the first block (Assar, page 16, lines 22 25).
- 15. With respect to claim 11, the system is characterized in that the system is arranged for initially constructing a table in which the value of the counters of the blocks are stated (Assar, figure 9).
- 16. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Assar, or Asser in view of Bruce as applied to claim 1 above, and further in view of Masters (US Patent No. 6,092,160).

Asser and Bruce disclose all of the limitations of the parent claim as discussed above. However, they do not specifically disclose that said copying is preceded by the step of copying to another block any stored data of said first block that is not marked for erasure. On the other hand, Bruce discloses swapping blocks for wear leveling (col. 7, lines 51 - 54). Masters discloses a method of wear-leveling flash memory where copying of less frequently used second

Art Unit: 2186

Page 10

block to the more frequently used first block involves swapping the data between the first block and the second block (Masters, figure 5, 512).

Applicants claimed step is a specific sequence in the swapping operation where the content of the first block is temporarily stored in a third location before the content of the second block is copied to the first block, so that the original data in the first block is preserved and copied over to the second block to complete the swapping operation. The use of a third storage location is inherent in a data swapping operation, as a temporary storage location is required to be able to swap data without losing any information. As to the specific sequence of steps in a swapping operation, one skilled in the art would recognize that there are two ways to perform the swapping operation, just as there are two ways to add two numbers to obtains a sum of two numbers. The first sequence is to copy the first block to a temporary store, copy the second block to the first block, and then copy the original content of the first block from the temporary store to the second block. The second way is to copy the second block to the temporary store, copy the first block to the second block and finally copy the data from the second block from the temporary store to the first block. One skilled in the art would have further recognized that either sequence can be used equally effectively to swap the data, just as adding a first number to a second number is as effective as adding the second number to the first number in obtaining a sum of two numbers.

It also would have been obvious to one of ordinary skill in the art, having the teachings of Assar and Bruce before him at the time the invention was made, to use the data swapping for

Application/Control Number: 09/846,596 Page 11

Art Unit: 2186

wear leveling teaching of the flash memory storage system of Masters, in the flash memory storage system of Assar, so that the little worn block becomes heavily used and wear on the heavily worn block is substantially reduced (Masters col. 9, lines 52 - 53).

Response to Amendment

- 17. Objection to the specification is withdrawn based on Applicants explanations and the amendment of claim 15.
- 18. Claim 15 has been amended to overcome an objection and a rejection. Corresponding prior objection and rejection are withdrawn.

Response to Arguments

- 19. Applicant's arguments filed September 16, 2003 have been fully considered but they are not persuasive.
- 20. With respect to the rejection of claim 1, Applicant alleges lack of motivation citing one particular criterion (increased field size) among many that one skilled in the art would consider. However, Applicant fails to address the motivation that was clearly cited, in the rejection of the claim in the last office action, in its entirety. The discussion of the motivation can be found on page 6 of the Office Action mailed October 10, 2003. The same motivation discussion is repeated in this action and will be repeated here again for convenience.

Page 12

Art Unit: 2186

and design criteria.

Because a flash cell device has a maximum life in terms of erase-write cycles, there's a need to keep track of the total number of erase cycles to be able to determine the remaining life of a device. One would be motivated to use the method of increasing the limit value while keeping the total counts intact to be able to keep accurate track of the total number of erase cycles on a per block basis for optimal use of all of the blocks. On the other hand, the method of keeping the limit value while resetting the counter has the advantage of having smaller counters using less number of bits and requiring simpler comparison operations. However, since the total erase count is reset, the system can easily keep track of the overall wear level by keeping track of the number of wear-level cycle operations, but the total counts for individual blocks are lost.

There are different advantages and disadvantages for each of the methods. A flash memory

system designer would be motivated to choose one or the other depending on his/her preference

21. Regarding Applicant's argument that alleges lack of motivation to combine Assar's and Bruce's teachings, again, Applicant fails to address the motivation cited in the rejection. Instead, Applicant cites a section of Bruce's prior art wear-leveling technique discussion for comparison with Assar's wear-leveling technique and concludes that because they are not the same there's no motivation to combine. The Examiner does not understand the logic behind this reasoning. Applicant has not presented a well reasoned and convincing argument as to how the differences between the prior art of Bruces's discussion and Assar's disclosure are related to the motivation cited in the rejection and what would lead one skilled in the art to conclude that the motivation discussed in the rejection is not a valid one.

Art Unit: 2186

Page 13

22. With respect to Applicant's argument again the second motivation to combine Assar's

and Bruce's teachings, Applicant alleges impermissible hindsight. Contrary to Applicant's

allegation, the motivation is clearly cited from Bruce's disclosure. Bruce specifically discloses

that "clearing the erase counters is undesirable because there is no way to determine the total

number of erase/write cycles to a given block of flash memory." In Assar's invention, the total

number of erase/write cycles for an individual block is lost and Bruce recognizes that this is not

desirable.

Conclusion

23. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Woo H. Choi whose telephone number is (703) 305-3845. The

examiner can normally be reached on M-F, 8:00-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Matt Kim can be reached on (703) 305-3821. The fax phone number for the

organization where this application or proceeding is assigned is (703) 746-7239.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is (703) 305-3900.

who

January 12, 2004

SUPERVISORY PATENT EXAMINER

TUCHNOLOGY CENTER 2100